


LZ2 Block Diagram

Project code: 91.4K101.001 ZY LZ2
91.4J301.001 XR LX2
PCB P/N : 07260-SB
Revision : SA

PCB 8-LAYER STACKUP

TOP _____
GND _____
S _____
S _____
PWR _____
S _____
GND _____
BOTTOM _____

SYSTEM DC/DC TPS51120 36	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S5
SYSTEM DC/DC TPS51124 37	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 1D5V_S3
TPS51100 38	
1D5V_S3	DDR_VREF_S0 (1.5A) DDR_VREF_S3
1D5V_S3	1D5V_S0
CHARGER BQ24740 39	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V UP+5V 5V 100mA
CPU DC/DC ADP3208 35	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE



<Variant Name>

Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
BLOCK DIAGRAM	
Size	Document Number
A3	LZ2
Date:	Rev
Friday, April 11, 2008	SB
Sheet	of
1	41

ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIE Port Config bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down.
HDA_SYNC	PCIE config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIE config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved Rising Edge of PWROK.	This signal has a weak internal pull-down. Note: This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap(Server Only) Rising edge of PWROK	Tying this strap low configures DMI for Sicompatible operation. This signal has a weak internal pull-up. NOTE: ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FW BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#: SPI_CS1#/ GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MCH, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage, Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSLEPVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN control
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH_[3:0]	PULL-UP 20K
TP[3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

Cantiga chipset and ICH9M I/O controller Hub strapping configuration

Montevina Platform Design guide 22339 0.5
page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG11 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0 = The iTPM Host Interface is enabled(Note2) 1 = The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIE Graphics Lane	0 = Reverse Lanes.15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG10	PCIE Loopback enable	0 = Enable (Note 3) 1 = Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALL2 mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes DMI x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simultaneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1 = LFP Card Present/ PCIe disabled

NOTE:

- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
 - iTPM can be disabled by a 'Soft-Strap' option in the Flash-descriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6.
- Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

PCIE Routing


LANE1	BroadCom LAN
LANE2	MiniCard WLAN
LANE4	NewCard

History:

LAB: 2008/01/02

USB Table


Pair	Device
0	JACK0
1	NC
2	JACK2
3	NC
4	BLUETOOTH
5	JACK1
6	Finger Print
7	Mini Card
8	CAMERA
9	NEW CARD
10	CARDREADER
11	NC



17,33,35,36,37,39,41	DCBATOUT	DCBATOUT
7,19,29,34,36,39,40	3D3V_AUX_S5	3D3V_AUX_S5
7,31,33,36,39	5V_AUX_S5	5V_AUX_S5
17,20,21,22,23,24,26,29,30,31,33,34,36,37,41	3D3V_S5	3D3V_S5
22,32,33,36,37,38,41	5V_S5	5V_S5
10,12,13,15,16,33,37,38,41	1D5V_S3	1D5V_S3
15,16,38	0D75V_S3	0D75V_S3
13,33,38	1D8V_S0	1D8V_S0
3,7,10,11,13,15,16,17,18,19,20,21,22,23,24,25,26,28,29,31,32,33,34,35,36,37,38,41	3D3V_S0	3D3V_S0
7,13,17,18,22,23,24,25,33,34,35,41	5V_S0	5V_S0
4,5,6,8,10,11,12,13,19,22,33,37	1D05V_S0	1D05V_S0
3,5,13,19,20,22,31,33	1D5V_S0	1D5V_S0

<Variant Name>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
Reference	
Size C	Document Number
Date: Wednesday, April 16, 2008	LZ2
Sheet 2 of 41	Rev SB



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Clock Generator

Size

Document Number


LZ2

Rev

SB

Date: Wednesday, April 16, 2008

Sheet 3 of 41






<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Penryn CPU(1/2)

Rev


of 41



<Variant Name>			
緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Penryn CPU(2/2)			
Size A3	Document Number	L72	Rev SB
Date:	Wednesday, April 16, 2008	Sheet	5 of 41




Layout notice : Both DN3 and DP3 routing
10 mil trace width and 10 mil spacing



4 H_A# [3..35] <<< >>>
 4 H_D# [63..0] <<< >>>
 4 H_DSTBN# [3..0] <<< >>>
 4 H_DSTBP# [3..0] <<< >>>
 4 H_DINV# [3..0] <<< >>>
 4 H_REQ# [4..0] <<< >>>
 4 H_RS# [0..2] <<< >>>

H_RCOMP trace should be 10 mil wide / 20 mil spacing



Short both H_AVREF and H_DVREF pins below (G)MCH package and connect them to termination.

H_D#0	F2	H_D#_0
H_D#1	G8	H_D#_1
H_D#2	F8	H_D#_2
H_D#3	E6	H_D#_3
H_D#4	G2	H_D#_4
H_D#5	H6	H_D#_5
H_D#6	H2	H_D#_6
H_D#7	F6	H_D#_7
H_D#8	D4	H_D#_8
H_D#9	H3	H_D#_9
H_D#10	M9	H_D#_10
H_D#11	M11	H_D#_11
H_D#12	J1	H_D#_12
H_D#13	J2	H_D#_13
H_D#14	N12	H_D#_14
H_D#15	J5	H_D#_15
H_D#16	P2	H_D#_16
H_D#17	L2	H_D#_17
H_D#18	R2	H_D#_18
H_D#19	N9	H_D#_19
H_D#20	L6	H_D#_20
H_D#21	M5	H_D#_21
H_D#22	J3	H_D#_22
H_D#23	N2	H_D#_23
H_D#24	R1	H_D#_24
H_D#25	N5	H_D#_25
H_D#26	N6	H_D#_26
H_D#27	P13	H_D#_27
H_D#28	N8	H_D#_28
H_D#29	L7	H_D#_29
H_D#30	N10	H_D#_30
H_D#31	M3	H_D#_31
H_D#32	Y3	H_D#_32
H_D#33	AD14	H_D#_33
H_D#34	Y6	H_D#_34
H_D#35	Y10	H_D#_35
H_D#36	Y12	H_D#_36
H_D#37	Y14	H_D#_37
H_D#38	Y7	H_D#_38
H_D#39	W2	H_D#_39
H_D#40	AA8	H_D#_40
H_D#41	Y9	H_D#_41
H_D#42	AA13	H_D#_42
H_D#43	AA9	H_D#_43
H_D#44	AA11	H_D#_44
H_D#45	AD11	H_D#_45
H_D#46	AD10	H_D#_46
H_D#47	AD13	H_D#_47
H_D#48	AE12	H_D#_48
H_D#49	AE9	H_D#_49
H_D#50	AA2	H_D#_50
H_D#51	AD8	H_D#_51
H_D#52	AA3	H_D#_52
H_D#53	AD3	H_D#_53
H_D#54	AD7	H_D#_54
H_D#55	AE14	H_D#_55
H_D#56	AE3	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AE3	H_D#_58
H_D#59	AC3	H_D#_59
H_D#60	AE11	H_D#_60
H_D#61	AE8	H_D#_61
H_D#62	AG2	H_D#_62
H_D#63	AD6	H_D#_63

HOST

H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	E16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	C18	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	J13	H_A#9
H_A#_10	P16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	N17	H_A#12
H_A#_13	M13	H_A#13
H_A#_14	E17	H_A#14
H_A#_15	P17	H_A#15
H_A#_16	E17	H_A#16
H_A#_17	G20	H_A#17
H_A#_18	B19	H_A#18
H_A#_19	J16	H_A#19
H_A#_20	E20	H_A#20
H_A#_21	H16	H_A#21
H_A#_22	J20	H_A#22
H_A#_23	L17	H_A#23
H_A#_24	A17	H_A#24
H_A#_25	B17	H_A#25
H_A#_26	L16	H_A#26
H_A#_27	C21	H_A#27
H_A#_28	J17	H_A#28
H_A#_29	H20	H_A#29
H_A#_30	B18	H_A#30
H_A#_31	K17	H_A#31
H_A#_32	B20	H_A#32
H_A#_33	F21	H_A#33
H_A#_34	K21	H_A#34
H_A#_35	L20	H_A#35
H_ADS#	H12	H_ADS#
H_ADSTB#_0	B16	H_ADSTB#_0
H_ADSTB#_1	G17	H_ADSTB#_1
H_BNR#	A9	H_BNR#
H_BPR#	E11	H_BPR#
H_BREQ#	G12	H_BREQ#
H_DEFER#	E9	H_DEFER#
H_DBSY#	B10	H_DBSY#
HPLL_CLK	AH7	CLK_MCH_BCLK_3
HPLL_CLK#	AH6	CLK_MCH_BCLK#_3
H_DPWR#	E9	H_DPWR#
H_DRDY#	H9	H_DRDY#
H_HIT#	E12	H_HIT#
H_HITM#	E11	H_HITM#
H_LOCK#	C9	H_LOCK#
H_TRDY#	C9	H_TRDY#
H_DINV#_0	J8	H_DINV#_0
H_DINV#_1	L3	H_DINV#_1
H_DINV#_2	Y13	H_DINV#_2
H_DINV#_3	Y1	H_DINV#_3
H_DSTBN#_0	L10	H_DSTBN#_0
H_DSTBN#_1	M7	H_DSTBN#_1
H_DSTBN#_2	AA5	H_DSTBN#_2
H_DSTBN#_3	AE6	H_DSTBN#_3
H_DSTBP#_0	L9	H_DSTBP#_0
H_DSTBP#_1	M8	H_DSTBP#_1
H_DSTBP#_2	AA6	H_DSTBP#_2
H_DSTBP#_3	AE5	H_DSTBP#_3
H_REQ#_0	B15	H_REQ#_0
H_REQ#_1	K13	H_REQ#_1
H_REQ#_2	E13	H_REQ#_2
H_REQ#_3	B13	H_REQ#_3
H_REQ#_4	B14	H_REQ#_4
H_RS#_0	B6	H_RS#_0
H_RS#_1	E12	H_RS#_1
H_RS#_2	C8	H_RS#_2

<Variant Name>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			Cantiga(1/7):HOST I/F	
Size	Document Number	LZ2		Rev
A3				SB
Date:	Wednesday, April 16, 2008	Sheet	8	of 41

15 M_A_DQ[63..0] <<>>
15 M_A_DM[7..0] <<>>
15 M_A_DQS[7..0] <<>>
15 M_A_DQS# [7..0] <<>>
15 M_A_A[14..0] <<>>

16 M_B_DQ[63..0] <<>>
16 M_B_DM[7..0] <<>>
16 M_B_DQS[7..0] <<>>
16 M_B_DQS# [7..0] <<>>
16 M_B_A[14..0] <<>>

U56D			4 OF 10
M_A_D00	AJ38	SA_D0_0	BD21
M_A_D01	AJ38	SA_D0_1	BD21
M_A_D02	AN38	SA_D0_2	BD21
M_A_D03	AM38	SA_D0_3	BD21
M_A_D04	AJ38	SA_D0_4	BD21
M_A_D05	AJ40	SA_D0_5	BD21
M_A_D06	AM44	SA_D0_6	BD21
M_A_D07	AM42	SA_D0_7	BD21
M_A_D08	AN43	SA_D0_8	BD21
M_A_D09	AM44	SA_D0_9	BD21
M_A_D10	AJ40	SA_D0_10	BD21
M_A_D11	AT38	SA_D0_11	BD21
M_A_D12	AN41	SA_D0_12	BD21
M_A_D13	AN39	SA_D0_13	BD21
M_A_D14	AJ44	SA_D0_14	BD21
M_A_D15	AJ42	SA_D0_15	BD21
M_A_D16	AV39	SA_D0_16	BD21
M_A_D17	AV44	SA_D0_17	BD21
M_A_D18	BA40	SA_D0_18	BD21
M_A_D19	BD43	SA_D0_19	BD21
M_A_D20	AV41	SA_D0_20	BD21
M_A_D21	AV43	SA_D0_21	BD21
M_A_D22	BB41	SA_D0_22	BD21
M_A_D23	BC40	SA_D0_23	BD21
M_A_D24	AY37	SA_D0_24	BD21
M_A_D25	BD38	SA_D0_25	BD21
M_A_D26	AV37	SA_D0_26	BD21
M_A_D27	AT36	SA_D0_27	BD21
M_A_D28	AY38	SA_D0_28	BD21
M_A_D29	BB38	SA_D0_29	BD21
M_A_D30	AY36	SA_D0_30	BD21
M_A_D31	AW36	SA_D0_31	BD21
M_A_D32	BD13	SA_D0_32	BD21
M_A_D33	AI11	SA_D0_33	BD21
M_A_D34	BC11	SA_D0_34	BD21
M_A_D35	BA12	SA_D0_35	BD21
M_A_D36	AI13	SA_D0_36	BD21
M_A_D37	AV13	SA_D0_37	BD21
M_A_D38	BD12	SA_D0_38	BD21
M_A_D39	BC12	SA_D0_39	BD21
M_A_D40	BB9	SA_D0_40	BD21
M_A_D41	BA9	SA_D0_41	BD21
M_A_D42	AI10	SA_D0_42	BD21
M_A_D43	AV9	SA_D0_43	BD21
M_A_D44	BA11	SA_D0_44	BD21
M_A_D45	BD9	SA_D0_45	BD21
M_A_D46	AV8	SA_D0_46	BD21
M_A_D47	BA6	SA_D0_47	BD21
M_A_D48	AV5	SA_D0_48	BD21
M_A_D49	AV7	SA_D0_49	BD21
M_A_D50	AT9	SA_D0_50	BD21
M_A_D51	AN8	SA_D0_51	BD21
M_A_D52	AU6	SA_D0_52	BD21
M_A_D53	AU6	SA_D0_53	BD21
M_A_D54	AT5	SA_D0_54	BD21
M_A_D55	AN10	SA_D0_55	BD21
M_A_D56	AM11	SA_D0_56	BD21
M_A_D57	AM5	SA_D0_57	BD21
M_A_D58	A8	SA_D0_58	BD21
M_A_D59	A8	SA_D0_59	BD21
M_A_D60	AN12	SA_D0_60	BD21
M_A_D61	AM13	SA_D0_61	BD21
M_A_D62	AJ11	SA_D0_62	BD21
M_A_D63	AJ12	SA_D0_63	BD21

DDR SYSTEM MEMORY A

CANTIGA-GM-GP-U-NF

U56E			5 OF 10
M_B_D00	AK47	SB_DO_0	BC16
M_B_D01	AK46	SB_DO_1	BC16
M_B_D02	AP47	SB_DO_2	BC16
M_B_D03	AP46	SB_DO_3	BC16
M_B_D04	AJ46	SB_DO_4	BC16
M_B_D05	AJ48	SB_DO_5	BC16
M_B_D06	AM48	SB_DO_6	BC16
M_B_D07	AP48	SB_DO_7	BC16
M_B_D08	AU47	SB_DO_8	BC16
M_B_D09	AU46	SB_DO_9	BC16
M_B_D10	BA48	SB_DO_10	BC16
M_B_D11	AY48	SB_DO_11	BC16
M_B_D12	AT47	SB_DO_12	BC16
M_B_D13	AK47	SB_DO_13	BC16
M_B_D14	BA47	SB_DO_14	BC16
M_B_D15	BC47	SB_DO_15	BC16
M_B_D16	BC46	SB_DO_16	BC16
M_B_D17	BC44	SB_DO_17	BC16
M_B_D18	BC43	SB_DO_18	BC16
M_B_D19	BC43	SB_DO_19	BC16
M_B_D20	BE45	SB_DO_20	BC16
M_B_D21	BC41	SB_DO_21	BC16
M_B_D22	BE40	SB_DO_22	BC16
M_B_D23	BE41	SB_DO_23	BC16
M_B_D24	BC38	SB_DO_24	BC16
M_B_D25	BE38	SB_DO_25	BC16
M_B_D26	BH35	SB_DO_26	BC16
M_B_D27	BC35	SB_DO_27	BC16
M_B_D28	BH40	SB_DO_28	BC16
M_B_D29	BC39	SB_DO_29	BC16
M_B_D30	BC34	SB_DO_30	BC16
M_B_D31	BH34	SB_DO_31	BC16
M_B_D32	BH14	SB_DO_32	BC16
M_B_D33	BC12	SB_DO_33	BC16
M_B_D34	BH11	SB_DO_34	BC16
M_B_D35	BC8	SB_DO_35	BC16
M_B_D36	BH12	SB_DO_36	BC16
M_B_D37	BE11	SB_DO_37	BC16
M_B_D38	BE9	SB_DO_38	BC16
M_B_D39	BC7	SB_DO_39	BC16
M_B_D40	BC5	SB_DO_40	BC16
M_B_D41	AC5	SB_DO_41	BC16
M_B_D42	AV3	SB_DO_42	BC16
M_B_D43	AV3	SB_DO_43	BC16
M_B_D44	BE8	SB_DO_44	BC16
M_B_D45	BE5	SB_DO_45	BC16
M_B_D46	BA1	SB_DO_46	BC16
M_B_D47	BD1	SB_DO_47	BC16
M_B_D48	AV2	SB_DO_48	BC16
M_B_D49	AU3	SB_DO_49	BC16
M_B_D50	AR3	SB_DO_50	BC16
M_B_D51	AN2	SB_DO_51	BC16
M_B_D52	AY2	SB_DO_52	BC16
M_B_D53	AU1	SB_DO_53	BC16
M_B_D54	AP3	SB_DO_54	BC16
M_B_D55	AR1	SB_DO_55	BC16
M_B_D56	AL1	SB_DO_56	BC16
M_B_D57	AL2	SB_DO_57	BC16
M_B_D58	AH1	SB_DO_58	BC16
M_B_D59	AM2	SB_DO_59	BC16
M_B_D60	AH3	SB_DO_60	BC16
M_B_D61	AH3	SB_DO_61	BC16
M_B_D62	AJ3	SB_DO_62	BC16
M_B_D63	AJ3	SB_DO_63	BC16

DDR SYSTEM MEMORY B

CANTIGA-GM-GP-U-NF

U56E			5 OF 10
M_B_D00	AK47	SB_DO_0	BC16
M_B_D01	AK46	SB_DO_1	BC16
M_B_D02	AP47	SB_DO_2	BC16
M_B_D03	AP46	SB_DO_3	BC16
M_B_D04	AJ46	SB_DO_4	BC16
M_B_D05	AJ48	SB_DO_5	BC16
M_B_D06	AM48	SB_DO_6	BC16
M_B_D07	AP48	SB_DO_7	BC16
M_B_D08	AU47	SB_DO_8	BC16
M_B_D09	AU46	SB_DO_9	BC16
M_B_D10	BA48	SB_DO_10	BC16
M_B_D11	AY48	SB_DO_11	BC16
M_B_D12	AT47	SB_DO_12	BC16
M_B_D13	AK47	SB_DO_13	BC16
M_B_D14	BA47	SB_DO_14	BC16
M_B_D15	BC47	SB_DO_15	BC16
M_B_D16	BC46	SB_DO_16	BC16
M_B_D17	BC44	SB_DO_17	BC16
M_B_D18	BC43	SB_DO_18	BC16
M_B_D19	BC43	SB_DO_19	BC16
M_B_D20	BE45	SB_DO_20	BC16
M_B_D21	BC41	SB_DO_21	BC16
M_B_D22	BE40	SB_DO_22	BC16
M_B_D23	BE41	SB_DO_23	BC16
M_B_D24	BC38	SB_DO_24	BC16
M_B_D25	BE38	SB_DO_25	BC16
M_B_D26	BH35	SB_DO_26	BC16
M_B_D27	BC35	SB_DO_27	BC16
M_B_D28	BH40	SB_DO_28	BC16
M_B_D29	BC39	SB_DO_29	BC16
M_B_D30	BC34	SB_DO_30	BC16
M_B_D31	BH34	SB_DO_31	BC16
M_B_D32	BH14	SB_DO_32	BC16
M_B_D33	BC12	SB_DO_33	BC16
M_B_D34	BH11	SB_DO_34	BC16
M_B_D35	BC8	SB_DO_35	BC16
M_B_D36	BH12	SB_DO_36	BC16
M_B_D37	BE11	SB_DO_37	BC16
M_B_D38	BE9	SB_DO_38	BC16
M_B_D39	BC7	SB_DO_39	BC16
M_B_D40	BC5	SB_DO_40	BC16
M_B_D41	AC5	SB_DO_41	BC16
M_B_D42	AV3	SB_DO_42	BC16
M_B_D43	AV3	SB_DO_43	BC16
M_B_D44	BE8	SB_DO_44	BC16
M_B_D45	BE5	SB_DO_45	BC16
M_B_D46	BA1	SB_DO_46	BC16
M_B_D47	BD1	SB_DO_47	BC16
M_B_D48	AV2	SB_DO_48	BC16
M_B_D49	AU3	SB_DO_49	BC16
M_B_D50	AR3	SB_DO_50	BC16
M_B_D51	AN2	SB_DO_51	BC16
M_B_D52	AY2	SB_DO_52	BC16
M_B_D53	AU1	SB_DO_53	BC16
M_B_D54	AP3	SB_DO_54	BC16
M_B_D55	AR1	SB_DO_55	BC16
M_B_D56	AL1	SB_DO_56	BC16
M_B_D57	AL2	SB_DO_57	BC16
M_B_D58	AH1	SB_DO_58	BC16
M_B_D59	AM2	SB_DO_59	BC16
M_B_D60	AH3	SB_DO_60	BC16
M_B_D61	AH3	SB_DO_61	BC16
M_B_D62	AJ3	SB_DO_62	BC16
M_B_D63	AJ3	SB_DO_63	BC16





<Variant Name>


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Cantiga(2/7):DDR3		
Size C	Document Number	Rev SB
LZ2		
Date: Wednesday, April 16, 2008	Sheet 9	of 41



RESERVED#AL34	ME_JTAG_TCK
RESERVED#AK34	ME_JTAG_TDI
RESERVED#AN35	ME_JTAG_TDO
RESERVED#AM35	ME_JTAG_TMS

3	MCH_CLKSEL0	T25	CFG_0
3	MCH_CLKSEL1	R25	CFG_1
3	MCH_CLKSEL2	P25	CFG_2
		P26	CFG_3
		P27	CFG_4
		P28	CFG_5
		P29	CFG_6
		P30	CFG_7
		P31	CFG_8
		P32	CFG_9
		P33	CFG_10
		P34	CFG_11
		P35	CFG_12
		P36	CFG_13
		P37	CFG_14
		P38	CFG_15
		P39	CFG_16
		P40	CFG_17
		P41	CFG_18
		P42	CFG_19
		P43	CFG_20
		P44	CFG_21
		P45	CFG_22
		P46	CFG_23
		P47	CFG_24
		P48	CFG_25
		P49	CFG_26
		P50	CFG_27
		P51	CFG_28
		P52	CFG_29
		P53	CFG_30
		P54	CFG_31
		P55	CFG_32
		P56	CFG_33
		P57	CFG_34
		P58	CFG_35
		P59	CFG_36
		P60	CFG_37
		P61	CFG_38
		P62	CFG_39
		P63	CFG_40
		P64	CFG_41
		P65	CFG_42
		P66	CFG_43
		P67	CFG_44
		P68	CFG_45
		P69	CFG_46
		P70	CFG_47
		P71	CFG_48
		P72	CFG_49
		P73	CFG_50
		P74	CFG_51
		P75	CFG_52
		P76	CFG_53
		P77	CFG_54
		P78	CFG_55
		P79	CFG_56
		P80	CFG_57
		P81	CFG_58
		P82	CFG_59
		P83	CFG_60
		P84	CFG_61
		P85	CFG_62
		P86	CFG_63
		P87	CFG_64
		P88	CFG_65
		P89	CFG_66
		P90	CFG_67
		P91	CFG_68
		P92	CFG_69
		P93	CFG_70
		P94	CFG_71
		P95	CFG_72
		P96	CFG_73
		P97	CFG_74
		P98	CFG_75
		P99	CFG_76
		P100	CFG_77
		P101	CFG_78
		P102	CFG_79
		P103	CFG_80
		P104	CFG_81
		P105	CFG_82
		P106	CFG_83
		P107	CFG_84
		P108	CFG_85
		P109	CFG_86
		P110	CFG_87
		P111	CFG_88
		P112	CFG_89
		P113	CFG_90
		P114	CFG_91
		P115	CFG_92
		P116	CFG_93
		P117	CFG_94
		P118	CFG_95
		P119	CFG_96
		P120	CFG_97
		P121	CFG_98
		P122	CFG_99
		P123	CFG_100
		P124	CFG_101
		P125	CFG_102
		P126	CFG_103
		P127	CFG_104
		P128	CFG_105
		P129	CFG_106
		P130	CFG_107
		P131	CFG_108
		P132	CFG_109
		P133	CFG_110
		P134	CFG_111
		P135	CFG_112
		P136	CFG_113
		P137	CFG_11















<Variant Name>







緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title Cantiga(8/7):GND		
Size A3	Document Number LZ2	Rev SB
Date: Wednesday, April 09, 2008		Sheet 14 of 41






M/B LED






緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CRT/TV Connector			
Size	Document Number		Rev
	LZ2		SB
Date:	Wednesday, April 16, 2008	Sheet 18 of 41	

MAIN SOURCE:20.F0411.003
SECOND SOURCE:20.D0246.103



Changed




Layout note: Thrmtrip serial resistor needs to be placed within 2" of ICH9, it must be placed within 2" of R373 w/o stub

Place within 500 mils of ICH9 ball

Integrated VccSusi_05,VccSusi_5,VccCl1_5		
INTVRMEN	High=Enable	Low=Disable
Integrated VccLan1_05VccCl1_05		
LAN100_SLP	High=Enable	Low=Disable

<Variant Name>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
ICH9-M (1 of 4)		
Size	Document Number	Rev
		SB
Date: Wednesday, April 16, 2008	Sheet 19	of 41




The diagram illustrates the hardware connections for the CH9M-GP-NF board, organized into three main functional blocks:

- PCI-Express:** This section shows the connections for the PCI Express interface. It includes pins for PCIe lanes (e.g., PCIe_RXN1_LAN, PCIe_RXP1_LAN, PCIe_TXN1_LAN, PCIe_TXP1_LAN) and SATA ports (SATA0, SATA1, SATA2). The connections are made through various controllers and buffers.
- Direct Media Interface:** This section shows the connections for the Direct Media Interface (DMI). It includes pins for DMI lanes (e.g., DMI0RXN, DMI0RXP, DMI0TXN, DMI0TXP) and USB ports (USBP0N, USBP0R, USBP1N, USBP1R). The connections are made through various controllers and buffers.
- USB:** This section shows the connections for the USB interface. It includes pins for USB ports (e.g., USB_OC#0, USB_OC#1, USB_OC#2, USB_OC#5) and USB controllers (USB0, USB1, USB10, USB11). The connections are made through various controllers and buffers.


The diagram also shows connections for the CPU (CPU0, CPU1, CPU2) and various other components like the R450 resistor and the 220kF1-GP capacitor.



Title			
ICH9-M (1 of 4)			
Size	Document Number		Rev
	L72		SB
Date:	Wednesday, April 16, 2008		Sheet 20 of 41



U59E			5 OF 6			
AA26	VSS	VSS	H5			
AA27	VSS	VSS	J23			
AA3	VSS	VSS	J26			
AA6	VSS	VSS	J27			
AB1	VSS	VSS	AC22			
AA23	VSS	VSS	K28			
AB28	VSS	VSS	K29			
AB29	VSS	VSS	L13			
AB4	VSS	VSS	L15			
AB5	VSS	VSS	L2			
AC17	VSS	VSS	L26			
AC26	VSS	VSS	L27			
AC27	VSS	VSS	L5			
AC3	VSS	VSS	L7			
AD1	VSS	VSS	M12			
AD10	VSS	VSS	M13			
AD12	VSS	VSS	M14			
AD13	VSS	VSS	M15			
AD14	VSS	VSS	M16			
AD17	VSS	VSS	M17			
AD18	VSS	VSS	M23			
AD21	VSS	VSS	M28			
AD28	VSS	VSS	M29			
AD29	VSS	VSS	N11			
AD4	VSS	VSS	N12			
AD5	VSS	VSS	N13			
AD6	VSS	VSS	N14			
AD7	VSS	VSS	N15			
AD9	VSS	VSS	N16			
AE12	VSS	VSS	N17			
AE13	VSS	VSS	N18			
AE14	VSS	VSS	N26			
AE16	VSS	VSS	N27			
AE17	VSS	VSS	P12			
AE2	VSS	VSS	P13			
AE20	VSS	VSS	P14			
AE24	VSS	VSS	P15			
AE3	VSS	VSS	P16			
AE4	VSS	VSS	P17			
AE6	VSS	VSS	P2			
AE9	VSS	VSS	P23			
AF13	VSS	VSS	P28			
AF16	VSS	VSS	P29			
AF18	VSS	VSS	P4			
AF22	VSS	VSS	P7			
AH26	VSS	VSS	R11			
AE26	VSS	VSS	R12			
AE27	VSS	VSS	R13			
AF5	VSS	VSS	R14			
AF7	VSS	VSS	R15			
AF9	VSS	VSS	R16			
AG13	VSS	VSS	R17			
AG16	VSS	VSS	R18			
AG18	VSS	VSS	R28			
AG20	VSS	VSS	T12			
AG23	VSS	VSS	T13			
AG3	VSS	VSS	T14			
AG6	VSS	VSS	T15			
AG9	VSS	VSS	T16			
AH12	VSS	VSS	T17			
AH14	VSS	VSS	T23			
AH17	VSS	VSS	B26			
AH19	VSS	VSS	U12			
AH2	VSS	VSS	U13			
AH22	VSS	VSS	U14			
AH25	VSS	VSS	U15			
AH28	VSS	VSS	U16			
AH5	VSS	VSS	U17			
AH8	VSS	VSS	AD23			
AJ12	VSS	VSS	U26			
AJ14	VSS	VSS	U27			
AJ17	VSS	VSS	U3			
AJ8	VSS	VSS	V1			
B11	VSS	VSS	V13			
B14	VSS	VSS	V15			
B17	VSS	VSS	V23			
B2	VSS	VSS	V28			
B20	VSS	VSS	V29			
B23	VSS	VSS	V4			
B5	VSS	VSS	V5			
B8	VSS	VSS	W26			
C26	VSS	VSS	W27			
C27	VSS	VSS	W3			
E11	VSS	VSS	Y1			
E14	VSS	VSS	Y28			
E18	VSS	VSS	Y29			
E2	VSS	VSS	Y4			
E21	VSS	VSS	Y5			
E24	VSS	VSS	AG28			
E5	VSS	VSS	AH6			
E8	VSS	VSS	AF2			
F16	VSS	VSS	B25			
F28	VSS	VSS				
F29	VSS	VSS				
G12	VSS	VSS	A1	ICH VSS TP 1	TP223	TPAD28
G14	VSS	VSS	A2	ICH VSS TP 2	TP220	TPAD28
G18	VSS	VSS	A28	ICH VSS TP 3	TP222	TPAD28
G21	VSS	VSS	A29	ICH VSS TP 4	TP225	TPAD28
G24	VSS	VSS	AH4	ICH VSS TP 5	TP254	TPAD28
G26	VSS	VSS	AH29	ICH VSS TP 6	TP253	TPAD28
G27	VSS	VSS	AJ1	ICH VSS TP 7	TP256	TPAD28
G8	VSS	VSS	AJ2	ICH VSS TP 8	TP257	TPAD28
H2	VSS	VSS	AJ28	ICH VSS TP 9	TP258	TPAD28
H23	VSS	VSS	AJ29	ICH VSS TP 10	TP255	TPAD28
H28	VSS	VSS	B1	ICH VSS TP 11	TP227	TPAD28
H29	VSS	VSS	B29	ICH VSS TP 12	TP228	TPAD28




Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

SMBUS



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			ICH9-M (4 of 4)			
Size	Document Number				Rev	SB
	LZ2					
Date:	Wednesday, April 16, 2008		Sheet	23	of	41

BT CONNECTOR






Changed



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
HDD/CDROM/DEBUG /MODEM/WIRELESS SW/B			
Size	Document Number		Rev
	L72		SB
Date:	Wednesday, April 16, 2008	Sheet 24 of	41



EEPROM SOURCE
MAIN: 72.24C02.R01
SECOND: 72.24C02.Q01

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN BCM5906M

Size

A3

Document Number

LZ2

Date

Wednesday, April 16, 2008

Sheet

26




Rev

SB

of

41

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width,12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat,except RJ-45 moat.



<Variant Name>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN connector/NEW CARD/SIM

Size
A3

Document Number

LZ2



Rev
SB

Date: Wednesday, April 16, 2008

Sheet 27 of 41



For 3in1
SD/MMC/MS CARD

R1302	C38	SD_D1 OUT FROM	IC P/N
10K	47 PF	PIN 26(MS_D1)	5158&5158E
NC	NC	PIN 23	5158E




*Vendor suggest: SD section--pin 28(D7),31(D6),
**35(D5),37(D4) RESERVED FOR 8PIN SD CARD

	R71	R72
RTS5158	ASM	ASM
RTS5158E	NO ASM	NO ASM



Pull XTAL_CTR to high, 48MHz input mode be
choosed;Float XTAL_CTR,external 12MHz XTAL
input mode be choosed.



CLK CONTROL	R1303 R1301	X7,R1373, C842,C843
48MHZ	ASM	NO ASM
12MHZ	NO ASM	ASM

VENDOR SUGGEST USE 5.6PF
OR USE 48MHZ DIRECTLY BY CLK GEN.

Pin 13 (XTAL CTL)	Clock source	Remark
Floating	12MHz crystal input	
Full high	Clock generator's 48MHz input	Input to RTS5158E(Pin 48)

<Core Design>


緯創資通
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Wistron Corporation

Title: **CARD READER**

Size: A3 Document Number: **LZ2** Rev: **SB**

Date: Wednesday, April 16, 2008 Sheet 28 of 41





Primary : STMicro LIS244AL
2nd: ADI ADXL322

Width = 6 mil & Spacing = 10 mil
for three Output traces

	ADXL322 LIS244AL	No Accel
R545	NO_ASM	ASM
R547	ASM	ASM
All other	ASM	NO_ASM



Layout Comment :

- (1) Place C148, C149, Q18, R116, R121, C126, C130, R107, R106 close to U18.
- (2) Avoid routing under DCDC switching area.



BOM1

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
GSENSOR			
Size	Document Number	Rev	SB
LZ2		SB	
Date: Wednesday, April 16, 2008		Sheet 30 of 41	

Mini PCI-E Connector



.N.E.W.C.A.R.D. C.O.N.N.






BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MINI CARD & NEWCARD			
Size A3	Document Number		Rev
	LZ2		SB
Date:	Wednesday, April 16, 2008	Sheet 31 of 41	

WWW.AliSaler.Com

41 USB_2- <<< _____
41 USB_2+ <<< _____



3D3V_S0

1 R132 2
0R0603-PAD

FP_S0

FP_S0

20,41 USB_PP6_FP
20,41 USB_PN6_FP

SB




CN6


5 1 2 3 4 6



PTWO-CON4-5-GP

20.K0326.004



C287
SC2D2U6D3V3MX-1-GP



BOM1			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB CONN/FINGER PRINT			
Size B	Document Number	LZ2	Rev SB
Date:	Wednesday, April 16, 2008	Sheet 32	of 41




Run Power




BOM1		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.	
Title	Document Number	PWRPLANE&RESET LOGIC	
Size	Rev	L22	
Date: Wednesday, April 16, 2008	Sheet 33 of 41	SB	


SPI Flash




Lid Switch




Keyboard Connector




Launch Board



AV Panel



TouchPad Connector



BOM1



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

Title
KB/TP/SPI/AV/Charger

Size Document Number
LZ2

Date: Wednesday, April 16, 2008 Sheet 34 of 41

Rev SB



	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
	N/A	N/A	CURRENT MODE	D-Cap MODE
	380k/CH1 590k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
	N/A	not use	ADJ.	5V Fixed Output
	N/A	not use	ADJ.	3.3V Fixed Output
	switcher OFF	not use	Switchchr ON	Switcher ON
	not use	not use	LDO ON	REG3 on

For TPS51120,
Vout=5V

1. If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
2. If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
3. If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

1. If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
2. If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
3. If you use a 2.5uH inductor, the minimum ESR is 27m ohm.


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **TPS51120 5V / 3D3V**

Size A3 Document Number **LZ2** Rev **SB**

Date: Wednesday, April 16, 2008 Sheet 36 of 41



	GND	OPEN	V5FILT
TONSEL	230k/CH1 283k/CH2	283k/CH1 346k/CH2	360k/CH1 420k/CH2

WWW.AliSaler.Com

$$V_{out} = 0.758V * (R1 + R2) / R2$$
$$V_{trip}(mV) = R_{trip}(Kohm) * 10(uA)$$
$$I_{ocp} = (V_{trip} / R_{dson}) + ((1 / (2 * L * f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in}))$$



Core Design:

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


TPS51124 1D8V 1D05V

Size A3	Document Number	Rev SB
---------	-----------------	--------

Date: Wednesday, April 16, 2008 Sheet 37 of 41



CHARGER




BOM1


緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Charger BQ24740			
Size	Document Number		Rev
	L72		SI
Date:	Wednesday, April 16, 2008	Sheet	39 of 41

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
PTH FOR SCREW HOLES			
Size	Document Number		Rev
A3	LZ2		SB
Date: Wednesday, April 16, 2008		Sheet 40 of 41	

AV Panel




TouchPad Connector




ODD CONN




Launch Board




Finger Print CONN



FOR EMI Solution



BT CONNECTOR



SATA CONN



HEADPHONE CONN




FAN CONN




SPEAKER CONN




MODEM CABLE CONN




USB BOARD CONN



FOR EMI Solution



EMI CAPACITOR



SB
EMI CAPACITOR